org placeholder image

Harish Vemula

Senior Design Engineer at Xilinx

  • LinkedIn

Email Email: h****@xilinx.com

phone noPhone Number: (***)-***-****

SKILLS:Tools: Cadence (RTL Compiler, Virtuoso, Encounter, Spectre), Synopsys (Hspice, PrimeTime), ModelSim, Aldec Riviera ProProgramming: Verilog, System Verilog, C, Assembly Programming ...

Read More

map
XILINX

XILINX

  • Employees count Employees 1001-5000
  • Revenue Revenue 1 Billion and Over
signout-image
You are signed out

Sign in to CIENCE GO Data to uncover contact details

crown-icon Free credits every month

Xilinx Org Chart and Mapping

VP-Level
VP-Level

Kathy Rock

Exec Asst to the SVP Global HR

Victor Peng

SVP Programmable Platforms Development

Employees

Steve Swenson

Director, Information Security

Eugene Ho

High-Speed Serdes Micro Architect

Mark Obrien

Senior Software Engineer

Jun Mejia

Integrated Circuit Mask Designer

Pallavi Gopineedi

Senior Verification Engineer

Frequently Asked Questions Regarding Harish Vemula

Answer: Harish Vemula works for Xilinx as Senior Design Engineer

Answer: Harish Vemula’s role in Xilinx is Senior Design Engineer

Answer: Harish Vemula's email address is h***@gmail.com

Answer: Harish Vemula's business email address is h****@xilinx.com

Answer: Harish Vemula’s direct phone number is (***)-***-****

Answer: Harish Vemula works in the industry of: Semiconductors

Answer: Harish Vemula is the current Senior Design Engineer at Xilinx.... Read More

Answer: Harish Vemula works Xilinx located at 2100 All Programable, San Jose, California, 95124, United States

Answer: Xilinx's Senior Design Engineer is Harish Vemula

Answer: Harish Vemula contact details:

  • Phone number  :  (***)-***-****
  • Email  :  h****@xilinx.com

Premium Sales Data for Prospecting

  • Sales data across over 200M records

  • Up-to-date records (less decayed data)

  • Accurate Email Lists (real-world tested)

  • Powerful search engine and intuitive interface

lock icon Get Full Access