org placeholder image

Cecil Symes

Design Verification Engineer at Astera Labs

  • LinkedIn

Email Email: c****@asteralabs.com

phone noPhone Number: (***)-***-****

Design Verification Engineer at Astera Labs, Inc. located in Santa Clara, California. Working with SystemVerilog and UVM to verify and validate designs pre-silicon.Graduated with a Master...

Read More

map
ASTERA LABS

ASTERA LABS

  • Employees count Employees 201-500
  • Revenue Revenue 25 Million to 50 Million
signout-image
You are signed out

Sign in to CIENCE GO Data to uncover contact details

crown-icon Free credits every month

Astera Labs Org Chart and Mapping

Employees

Shruti Malhotra

Principal Hardware Engineer

Arjun Vinod

Senior Firmware Engineer

Bhakti Vora

Digital Design Engineer

Cecil Symes

Design Verification Engineer

Justin Andrilenas

Hardware Electrical Validation Engineer

Pranay Vissa

Member of Technical Staff

Jonathan Bender

Director, Product Applications

Frequently Asked Questions Regarding Cecil Symes

Answer: Cecil Symes works for Astera Labs as Design Verification Engineer

Answer: Cecil Symes’s role in Astera Labs is Design Verification Engineer

Answer: Cecil Symes's email address is c***@gmail.com

Answer: Cecil Symes's business email address is c****@asteralabs.com

Answer: Cecil Symes’s direct phone number is (***)-***-****

Answer: Cecil Symes works in the industry of: Semiconductors

Answer: Cecil Symes is the current Design Verification Engineer at Astera Labs.... Read More

Answer: Cecil Symes works Astera Labs located at Santa Clara, California, 95054, United States

Answer: Astera Labs's Design Verification Engineer is Cecil Symes

Answer: Cecil Symes contact details:

  • Phone number  :  (***)-***-****
  • Email  :  c****@asteralabs.com

Premium Sales Data for Prospecting

  • Sales data across over 200M records

  • Up-to-date records (less decayed data)

  • Accurate Email Lists (real-world tested)

  • Powerful search engine and intuitive interface

lock icon Get Full Access