MixSignal Design

Mix Signal Design

Semiconductors, 2191 Chesley Dr, San Jose, California, 95130, United States, 1-10 Employees

mixsignaldesign.com

  • LinkedIn

Who is MIXSIGNAL DESIGN

MixSignal Design, LLC. is an analog and mixed-signal design service house and IP provider. Our focus has been on the high speed serial interfaces. We have implemented variety of different...

Read More

map
  • 2191 Chesley Dr, San Jose, California, 95130, United States Headquarters: 2191 Chesley Dr, San Jose, California, 95130, United States
  • 1998 Date Founded: 1998
  • 1-10 Employees: 1-10
  • dollar-icon Revenue: $1 Million to $5 Million
  • tech-icon Active Tech Stack: See technologies

industries-icon Industry: Semiconductors

SIC SIC Code: 3679 | NAICS Code: 334419 | Show More

checked-icon Does something look wrong? Fix it. | View contact records from MIXSIGNAL DESIGN

MixSignal Design Org Chart and Mapping

Employees

Soudabeh Khalili

Mixed Signal Verification/Modeling

signout-image
You are signed out

Sign in to CIENCE GO Data to uncover contact details

crown-icon Free credits every month

Frequently Asked Questions Regarding MixSignal Design

Answer: MixSignal Design's headquarters are located at 2191 Chesley Dr, San Jose, California, 95130, United States

Answer: MixSignal Design's official website is https://mixsignaldesign.com

Answer: MixSignal Design's revenue is $1 Million to $5 Million

Answer: MixSignal Design's SIC: 3679

Answer: MixSignal Design's NAICS: 334419

Answer: MixSignal Design has 1-10 employees

Answer: MixSignal Design is in Semiconductors

Answer: MixSignal Design contact info: Phone number: Website: https://mixsignaldesign.com

Answer: MixSignal Design, LLC. is an analog and mixed-signal design service house and IP provider. Our focus has been on the high speed serial interfaces. We have implemented variety of different analog and digital architectures in our physical layer transceiver designs based on the speed and specification requirements. Our designs have been manufactured in different CMOS process foundries with geometries ranging from 0.18 um to 22 nm. Our thorough knowledge of design trade-offs at both the system and circuit level have allowed us to deliver many successful silicon proven designs. Our design methodology includes comprehensive system level behavioral modeling and simulation for architectural refinement before committing to circuit design followed by layout and post layout extraction and verification. Below is a list of our recent completed projects or designs in progress: - Multi-protocol 1-14 Gb/s SerDes for FPGA - 10GBASE-KX4/XAUI, 4 channel 3.125 Gb/s SerDes - XFI, 10.3125 Gb/s SerDes - Serial ATA, 1.5/3.0 Gb/s SerDes - Wide variety of PLLs, DLLs and frequency synthesizers We have consulted in design & development of SerDes and PLL's in the following companies: - Tabula, 2006 - present - Teranetics, 2008 - 2010 - Pico Semiconductor, 2007 - present - SiBEAM, 2007 - 2008 - Initio, 2002 - 2008 - Genesis, 2005 - 2007 - Xilinx, 2004 - 2006 - Toshiba America Electronic Components, 1998 - 2005 - Adaptec, 2002 - 2004 - TaraCom, 1998 - 2002 - VLSI Technology 1998 - 1999

Answer:

Premium Sales Data for Prospecting

  • Sales data across over 200M records

  • Up-to-date records (less decayed data)

  • Accurate Email Lists (real-world tested)

  • Powerful search engine and intuitive interface

lock icon Get Full Access